

# A Transferability Study of Interpolation-Based Hardware Model Checking for Software Verification

---

Presenter: Marek Jankola


Dirk Beyer, Po-Chun Chien, Nian-Ze Lee




July 17, 2024  
LMU Munich, SoSy-Lab



# Motivation



# Motivation



## Summary

- First systematic transferability study of hardware model checking
- ISMC and DAR are useful in software verification
- Evaluation confirms important claims for software
- Open-source implementation of ISMC and DAR in CPACHECKER

# Basic Definitions and Common Characteristics

- State-transition system:  $\mathcal{M} = (I(s), T(s, s'))$  and a reachability-safety property  $P(s)$
- BMC check:  $I(s_0) \wedge T(s_0, s_1) \wedge \dots \wedge T(s_{k-1}, s_k) \wedge \neg P(s_k)$  (UNSAT = No Error)
- Interpolation sequence: formulas  $\langle \tau_1, \dots, \tau_k \rangle$  overapproximating sets of states reachable in  $1, 2, \dots, k$  steps
- **BMC checks** vs **fixed-point computation**

## Conceptual Differences between the Algorithms

	Fixed Point	Reuse Interpolants	Local/Global Checks
IMC	$\bigvee_{i=1}^n \tau_i$	No	Global
ISMIC	$\langle R_1, \dots, R_n \rangle$ , $R_i = \bigwedge_{j=i}^n \tau_i^j$	Yes	Global
DAR	$\langle F_1, \dots, F_n \rangle$ , $\langle B_1, \dots, B_n \rangle$	Yes	Local/Global

## Study Design - ISMC vs IMC

	Hypothesis	Confirmed	
		Original	Our
H1.A	ISMС faster in finding bugs	✓	✓
H1.B	ISMС faster in proving property if high unrolling bound	✓	
H1.C	ISMС overall faster	✓	

## Study Design - DAR vs IMC

	Hypothesis	Confirmed	
		Original	Our
H2.A	DAR performs more local phases than global	✓	✓
H2.B	DAR faster in proving property	✓	
H2.C	DAR computes more interpolants	✓	✓
H2.D	DAR's run-time more sensitive to sizes of interpolants	✓	
H2.E	DAR overall faster than IMC	✓	

## Differences between Our and Previous Experimental Setups

	Ours	ISMCI [9]	DAR [10]
platform	CPACHECKER	Intel's tool	Cadence's Jasper
solver	MATHSAT5 (SMT)	Eureka (SAT)	a SAT solver
benchmark set			
source	AWS C Comm., Linux, ...	Intel CPUs	industrial HW designs
type	C program	HW circuit	HW circuit
#safe	6020	69	37
#unsafe	2793	67	$\geq 4$

## Experimental Setup


- ISMC and DAR in the common framework with IMC: CPACHECKER
- Benchmark set: 8813 C programs from SV-COMP
- Machines with 3.40 GHz CPU (Intel Xeon E3-1230 v5)
- Cores limit: 2; CPU time limit: 1800 s; memory limit: 15 GB

CPA 





## Evaluation - ISMC

H1.A: ISMC is faster than IMC on tasks with property violation. ✓



## Evaluation - ISMC



H1.C: Overall, ISMC is faster than IMC (by 30% in the original publication). ?



## Evaluation - DAR



H2.C: DAR computes more interpolants than IMC. ✓

H2.D: DAR's run-time is more sensitive to the sizes of interpolants than IMC. ?




## Evaluation - DAR

H2.E: Overall, DAR is faster than IMC (by 36% in the original publication). ?



# Conclusion

- First systematic transferability study of hardware model checking
- ISMC and DAR are useful in software verification
- Evaluation confirms important claims for software
- Open-source implementation of ISMC and DAR in CPAchecker



## References i

- [1] Beyer, D., Lee, N.Z., Wendler, P.: Interpolation and SAT-based model checking revisited: Adoption to software verification. *J. Autom. Reasoning* (2024). <https://doi.org/10.1007/s10817-024-09702-9>, preprint: <https://doi.org/10.48550/arXiv.2208.05046>
- [2] Biere, A., Cimatti, A., Clarke, E.M., Zhu, Y.: Symbolic model checking without BDDs. In: *Proc. TACAS*. pp. 193–207. LNCS 1579, Springer (1999). [https://doi.org/10.1007/3-540-49059-0\\_14](https://doi.org/10.1007/3-540-49059-0_14)
- [3] Bradley, A.R.: SAT-based model checking without unrolling. In: *Proc. VMCAI*. pp. 70–87. LNCS 6538, Springer (2011). [https://doi.org/10.1007/978-3-642-18275-4\\_7](https://doi.org/10.1007/978-3-642-18275-4_7)

## References ii

- [4] Cimatti, A., Griggio, A.: Software model checking via IC3. In: Proc. CAV. pp. 277–293. LNCS 7358, Springer (2012).  
[https://doi.org/10.1007/978-3-642-31424-7\\_23](https://doi.org/10.1007/978-3-642-31424-7_23)
- [5] Clarke, E.M., Kröning, D., Lerda, F.: A tool for checking ANSI-C programs. In: Proc. TACAS. pp. 168–176. LNCS 2988, Springer (2004).  
[https://doi.org/10.1007/978-3-540-24730-2\\_15](https://doi.org/10.1007/978-3-540-24730-2_15)
- [6] Donaldson, A.F., Haller, L., Kröning, D., Rümmer, P.: Software verification using k-induction. In: Proc. SAS. pp. 351–368. LNCS 6887, Springer (2011).  
[https://doi.org/10.1007/978-3-642-23702-7\\_26](https://doi.org/10.1007/978-3-642-23702-7_26)

## References iii


- [7] McMillan, K.L.: Interpolation and SAT-based model checking. In: Proc. CAV. pp. 1–13. LNCS 2725, Springer (2003).  
[https://doi.org/10.1007/978-3-540-45069-6\\_1](https://doi.org/10.1007/978-3-540-45069-6_1)
- [8] Sheeran, M., Singh, S., Stålmarck, G.: Checking safety properties using induction and a SAT-solver. In: Proc. FMCAD, pp. 127–144. LNCS 1954, Springer (2000). [https://doi.org/10.1007/3-540-40922-X\\_8](https://doi.org/10.1007/3-540-40922-X_8)
- [9] Vizel, Y., Grumberg, O.: Interpolation-sequence based model checking. In: Proc. FMCAD. pp. 1–8. IEEE (2009).  
<https://doi.org/10.1109/FMCAD.2009.5351148>

## References iv

- [10] Vizel, Y., Grumberg, O., Shoham, S.: Intertwined forward-backward reachability analysis using interpolants. In: Proc. TACAS. pp. 308–323. LNCS 7795, Springer (2013).  
[https://doi.org/10.1007/978-3-642-36742-7\\_22](https://doi.org/10.1007/978-3-642-36742-7_22)


# IMC - Fixed Point

- BMC check:  $\tau_i(s_0) \wedge T(s_0, s_1) \cdots \wedge T(s_{k-1}, s_k) \wedge P(s_k) \rightarrow \text{UNSAT}$
- Repeat until  $I \vee \bigvee \tau_i$  becomes a fixed point




# IMC - Fixed Point

- BMC check:  $\tau_i(s_0) \wedge T(s_0, s_1) \cdots \wedge T(s_{k-1}, s_k) \wedge P(s_k) \rightarrow \text{UNSAT}$
- Repeat until  $I \vee \bigvee \tau_i$  becomes a fixed point




# IMC - Fixed Point

- BMC check:  $\tau_i(s_0) \wedge T(s_0, s_1) \cdots \wedge T(s_{k-1}, s_k) \wedge P(s_k) \rightarrow \text{UNSAT}$
- Repeat until  $I \vee \bigvee \tau_i$  becomes a fixed point




# IMC - Unrolling for BMC Check

- Increment unrolling bound  $k$  for BMC check




# IMC - Unrolling for BMC Check

- Increment unrolling bound  $k$  for BMC check




# ISMCI - Fixed Point

- BMC check:  $I(s_0) \wedge T(s_0, s_1) \wedge \dots \wedge T(s_{k-1}, s_k) \wedge P(s_k) \rightarrow \text{UNSAT}$
- Directly construct the whole sequence




# ISMCI - Fixed Point

- BMC check:  $I(s_0) \wedge T(s_0, s_1) \wedge \dots \wedge T(s_{k-1}, s_k) \wedge P(s_k) \rightarrow \text{UNSAT}$
- Directly construct the whole sequence





# ISMCI - Fixed Point

- BMC check:  $I(s_0) \wedge T(s_0, s_1) \wedge \dots \wedge T(s_{k-1}, s_k) \wedge P(s_k) \rightarrow \text{UNSAT}$
- Directly construct the whole sequence




## ISMCI - Unrolling for BMC Check

- In the next step unroll to  $k + 1$



# ISMCI - Unrolling for BMC Check

- In the next step unroll to  $k + 1$



# DAR - Fixed Point

- Local BMC checks:  $F_i(s_0) \wedge T(s_0, s_1) \wedge B_{k-i-1}(s_1) \rightarrow \text{UNSAT}$



## DAR - Fixed Point

- Local BMC checks:  $F_i(s_0) \wedge T(s_0, s_1) \wedge B_{k-i-1}(s_1) \rightarrow \text{UNSAT}$




## DAR - Fixed Point

- Local BMC checks:  $F_i(s_0) \wedge T(s_0, s_1) \wedge B_{k-i-1}(s_1) \rightarrow \text{UNSAT}$




## DAR - Fixed Point

- Local BMC checks:  $F_i(s_0) \wedge T(s_0, s_1) \wedge B_{k-i-1}(s_1) \rightarrow \text{UNSAT}$




# DAR - Fixed Point

- Local BMC checks:  $F_i(s_0) \wedge T(s_0, s_1) \wedge B_{k-i-1}(s_1) \rightarrow \text{UNSAT}$



# DAR - Unrolling for BMC Check

- Global BMC checks



## DAR - Unrolling for BMC Check

- Global BMC checks

